A new transistor developed by UC Santa Barbara engineers overcomes one of the fundamental limitations of conventional transistors and reduces power dissipation by over 90 percent
One of the greatest challenges in the evolution of electronics has been to reduce power consumption during transistor switching operation. In a study recently reported in Nature, engineers at University of California, Santa Barbara, in collaboration with Rice University, have demonstrated a new transistor that switches at only 0.1 volts and reduces power dissipation by over 90% compared to state-of-the-art silicon transistors (MOSFETs).
MOSFETs have been the building blocks of everyday electronic products since the 1970s. However, to sustain the ever-growing need for increased transistor densities, miniaturization of MOSFETs has given rise to a power dissipation challenge due to the fundamental limitations of their turn-on characteristics.
“The steepness of a transistor’s turn-on is characterized by a parameter known as the subthreshold swing, which cannot be lowered below a certain level in MOSFETs,” explained Kaustav Banerjee, Professor of Electrical and Computer Engineering at UC Santa Barbara. A minimum gate voltage change of 60 millivolts at room temperature is required to change the current by a factor of ten in MOSFETs. In essence, the existing state of transistor technology limits the energy efficiency potential of digital circuits in general.
The research group of Professor Kaustav Banerjee at UC Santa Barbara took a new approach to subverting this fundamental limitation. They employed the quantum mechanical phenomenon of band-to-band tunneling to design a tunnel field effect transistor (TFET) with sub-60mV per decade of subthreshold swing.
“We restructured the transistor’s source to channel junction to filter out high energy electrons that can diffuse over the source/channel barrier even in the off state, thereby making the off state current negligibly small,” explained Banerjee. At UCSB, Banerjee’s Nanoelectronics Research Lab includes Deblina Sarkar, Xuejun Xie, Wei Liu, Wei Cao, Jiahao Kang, and Stephan Kraemer, as well as Yongji Gong and Pulickel Ajayan of Rice University.
Banerjee and his colleagues are motivated by a global electronics industry that loses billions of dollars each year to the impact of power dissipation on chip cost and reliability. “This translates into lower battery lifetime in personal devices like cell phones and laptops, and massive power consumption of servers in large data centers,” adds Banerjee, pointing out the global scale of this energy demand.
An industry that relies on conventional semiconductors such as silicon or III-V compound semiconductors as the channel material for TFETs, Banerjee explains, “faces limitations because these materials have high density of surface states, which increase leakage current and degrade the subthreshold swing.”
The TFET designed by the UCSB team overcame this challenge in a few ways, most significant being the use of a layered two-dimensional (2D) material called molybdenum disulphide (MoS¬2). As the current-carrying channel placed over a highly doped germanium (Ge) as the source electrode, MoS2 offers an ideal surface and thickness of only 1.3nm. The resulting vertical heterostructure provides a unique source-channel junction that is strain-free, has a low barrier for current-carrying electrons to tunnel through from Ge to MoS¬2 through an ultra-thin (~0.34nm) van der Waals gap, and a large tunneling area.
“The crux of our idea is to combine 3D and 2D materials in a unique heterostructure, to achieve the best of both worlds. The matured doping technology of 3D structures is married to the ultra-thin nature and pristine interfaces of 2D layers to obtain an efficient quantum-mechanical tunneling barrier, which can be easily tuned by the gate,” commented Deblina Sarkar, lead author of the paper and PhD student in Banerjee’s lab.
“We have engineered what is, at present, the thinnest-channel subthermionic transistor ever made,” said Banerjee. Their atomically-thin and layered semiconducting channel tunnel FET (or ATLAS-TFET) is the only planar architecture TFET to achieve subthermionic subthreshold swing (~30 millivolts/decade at room temperature) over four decades of drain current, and the only one in any architecture to achieve so at an ultra-low drain-source voltage of 0.1V.
Ajayan, co-author and professor of chemical and biomolecular engineering at Rice University, commented, “This is a remarkable example showing the uniqueness of 2D atomic layered materials that enables device performance which conventional materials will not be able to achieve. This is perhaps the first breakthrough in a series of novel devices that people will now aspire to build using 2D materials.”
“The work is a significant step forward in the search for a low voltage logic transistor. The demonstration of sub-thermal operation over four orders of magnitude is impressive, and the on-current also advances the state-of-the-art. There is still a long ways to go, but this work demonstrates the potential of 2D materials to realize the long-sought, low-voltage device,” commented Mark Lundstrom, professor of electrical and computer engineering at Purdue University.
“We have demonstrated how to achieve the most important metric of steep subthreshold swing that meets ITRS requirements. Our transistor can be utilized for a number of low-power applications including arenas where the steep subthreshold swing is the main requirement, such as biosensors or gas sensors. With improved performance, the range of applications of this transistor can be further expanded,” explained Wei Cao, a PhD student in Banerjee’s group and a co-author of the article.
The Latest on: Tunnel transistor
via Google News
The Latest on: Tunnel transistor
- 'Simulation microscope' examines transistors of the futureon June 26, 2020 at 9:45 am
Since the discovery of graphene, two-dimensional materials have been the focus of materials research. Among other things, they could be used to build tiny, high-performance transistors. Researchers at ...
- Researchers create a mechanically tunable graphene quantum doton June 25, 2020 at 6:44 am
Precisely manipulating individual charge carriers is a cornerstone for single-electron transistors and for electronic devices of the future, including solid-state quantum bits (qubits). Quantum dots ...
- Quantum Mechanics In Your Processor: Tunneling And Transistorson June 20, 2020 at 5:00 pm
Send enough electrons, and some will appear. Quantum tunneling is not a good thing when you’re trying to shrink transistors ever so smaller. Transistors need barriers. When electrons start ...
- Are Quantum-Tunnel Transistors Real, and What Do They Mean for Power Tech?on June 16, 2020 at 1:22 pm
Did the electronics industry take the wrong turn when it embraced CMOS 50 years ago? If quantum tunneling was the path that should have been taken, can an upstart R&D firm convince us to embrace it?
- Analysis of Surface Current by Quantum Tunneling Effect of Thin Film Transistors with Topological Insulatorson June 11, 2020 at 2:13 am
A Dirac insulator is a SiOC insulated thin film, and a Weyl conductor consists of transistors with different semiconductor structures combining channels with SiOC insulated films. The transfer ...
- New Part Day: The Bizen Transistoron June 9, 2020 at 5:00 pm
It’s a novel device which resembles a bipolar transistor in which the junctions exhibit Zener diode-like properties, and in which the mechanism is through quantum tunneling rather than more ...
- Synopsys and Imec Expand TCAD Collaboration to 5 nm and Beyondon June 7, 2020 at 5:00 pm
Tunnel-FETs) targeting the 5-nanometer (nm) technology node and beyond. The agreement enables Synopsys to deliver accurate, process-calibrated models for its Sentaurus™ TCAD (technology computer aided ...
- UK government grant awarded to disruptive Bizen transistor technologyon June 3, 2020 at 5:00 pm
Bizen is a new semiconductor process that applies the principles of quantum tunnel mechanics to any computing or power technology. When compared to CMOS, Bizen results in a five-fold lead time ...
- UK transistor obsoletes CMOSon June 3, 2020 at 6:23 am
As such, any logic built with Bizen transistors is current-based logic rather than voltage-based, and does not require space-wasting resistors or additional current sinks beyond the biasing tunnel ...
- UCSB Researchers Demystify Role of Low-Power Transistorson May 29, 2020 at 9:03 am
As our electronics continue to proliferate and become more sophisticated, the race continues for more power efficient and scaleable semiconductor devices — components that use minimal power ...
via Bing News