Technology can speed up machine learning and access to the Internet of Things, mobile phone apps and cloud storage
For the first time, scientists at IBM (NYSE: IBM) Research have demonstrated reliably storing 3 bits of data per cell using a relatively new memory technology known as phase-change memory (PCM).
The current memory landscape spans from venerable DRAM to hard disk drives to ubiquitous flash. But in the last several years PCM has attracted the industry’s attention as a potential universal memory technology based on its combination of read/write speed, endurance, non-volatility and density. For example, PCM doesn’t lose data when powered off, unlike DRAM, and the technology can endure at least 10 million write cycles, compared to an average flash USB stick, which tops out at 3,000 write cycles.
This research breakthrough provides fast and easy storage to capture the exponential growth of data from mobile devices and the Internet of Things.
IBM scientists envision standalone PCM as well as hybrid applications, which combine PCM and flash storage together, with PCM as an extremely fast cache. For example, a mobile phone’s operating system could be stored in PCM, enabling the phone to launch in a few seconds. In the enterprise space, entire databases could be stored in PCM for blazing fast query processing for time-critical online applications, such as financial transactions.
Machine learning algorithms using large datasets will also see a speed boost by reducing the latency overhead when reading the data between iterations.
How PCM Works
PCM materials exhibit two stable states, the amorphous (without a clearly defined structure) and crystalline (with structure) phases, of low and high electrical conductivity, respectively.
To store a ‘0’ or a ‘1’, known as bits, on a PCM cell, a high or medium electrical current is applied to the material. A ‘0’ can be programmed to be written in the amorphous phase or a ‘1’ in the crystalline phase, or vice versa. Then to read the bit back, a low voltage is applied. This is how re-writable Blue-ray Discs* store videos.
Previously scientists at IBM and other institutes have successfully demonstrated the ability to store 1 bit per cell in PCM, but today at the IEEE International Memory Workshop in Paris, IBM scientists are presenting, for the first time, successfully storing 3 bits per cell in a 64k-cell array at elevated temperatures and after 1 million endurance cycles.
“Phase change memory is the first instantiation of a universal memory with properties of both DRAM and flash, thus answering one of the grand challenges of our industry,” said Dr. Haris Pozidis, an author of the paper and the manager of non-volatile memory research at IBM Research – Zurich. “Reaching 3 bits per cell is a significant milestone because at this density the cost of PCM will be significantly less than DRAM and closer to flash.”
To achieve multi-bit storage IBM scientists have developed two innovative enabling technologies: a set of drift-immune cell-state metrics and drift-tolerant coding and detection schemes.
More specifically, the new cell-state metrics measure a physical property of the PCM cell that remains stable over time, and are thus insensitive to drift, which affects the stability of the cell’s electrical conductivity with time. To provide additional robustness of the stored data in a cell over ambient temperature fluctuations a novel coding and detection scheme is employed. This scheme adaptively modifies the level thresholds that are used to detect the cell’s stored data so that they follow variations due to temperature change. As a result, the cell state can be read reliably over long time periods after the memory is programmed, thus offering non-volatility.
“Combined these advancements address the key challenges of multi-bit PCM, including drift, variability, temperature sensitivity and endurance cycling,” said Dr. Evangelos Eleftheriou, IBM Fellow.
The experimental multi-bit PCM chip used by IBM scientists is connected to a standard integrated circuit board. The chip consists of a 2 × 2 Mcell array with a 4- bank interleaved architecture. The memory array size is 2 × 1000 ?m × 800 ?m. The PCM cells are based on doped-chalcogenide alloy and were integrated into the prototype chip serving as a characterization vehicle in 90 nm CMOS baseline technology.
At the 2016 OpenPOWER Summit in San Jose, CA, last month, IBM scientists demonstrated, for the first time, phase-change memory attached to POWER8-based servers (made by IBM and TYAN® Computer Corp.) via the CAPI (Coherent Accelerator Processor Interface) protocol. This technology leverages the low latency and small access granularity of PCM, the efficiency of the OpenPOWER architecture and the CAPI protocol. In the demonstration the scientists measured very low and consistent latency for 128-byte read/writes between the PCM chips and the POWER8 processor.
The Latest on: Phase-change memory
via Google News
The Latest on: Phase-change memory
- Using Memristors for Robust Local Learning of Hardware Restricted Boltzmann Machines on February 12, 2019 at 2:17 am
Nat (1986). 12. Burr, G. et al. Experimental demonstration and tolerancing of a large-scale neural network (165,000 synapses), using phase-change memory as the synaptic weight element. In 2014 IEEE In... […]
- Next Generation Storage Technology Detailed Market Trends and Analysis segmented by Applications, Future Trends and Growth Prospects to 2022 on February 6, 2019 at 11:43 pm
Next Generation Data Storage Technologies Market, By Type (All Flash Arrays, SDS, Holographic), By Memory (Atomic Scale, Phase Change, Racetrack), By Solution (Enterprise, Big Data) - Forecast 2016-20... […]
- Emerging Memories Poised to Explode on February 5, 2019 at 5:32 am
Normally, this might be a minority-interest event, but the potential arrival of a new level in the memory/storage hierarchy means that everyone will (maybe) be affected. The generic name for this tech... […]
- Breaking the Speed Limits of Phase-Change Memory on February 2, 2019 at 4:00 pm
1 Data Storage Institute, Agency for Science, Technology and Research (A*STAR), 5 Engineering Drive 1, Singapore 117608. 2 Department of Chemistry, University of Cambridge, Lensfield Road, Cambridge C... […]
- Embedded Phase-Change Memory Emerges on January 24, 2019 at 2:33 am
The next-generation memory market for embedded applications is becoming more crowded as another technology emerges in the arena—embedded phase-change memory. Phase-change memory is not new and has bee... […]
- IBM Reveals 8-Bit Analog Chip With Phase-Change Memory on January 6, 2019 at 7:02 pm
Today at the IEEE International Electron Devices Meeting in San Francisco, IBM reported a new 8-bit analog chip. But the true development was less about analog chips catching up to their digital peers ... […]
- Optical memory cell achieves ‘record’ data storage density on December 27, 2018 at 6:34 am
This technique improves upon the phase-change optical memory cell, which uses light to write and read data, and could offer a faster, more power-efficient form of memory for computers. The scientists ... […]
- STMicroelectronics Now Sampling Embedded PCM for Automotive Microcontrollers on December 10, 2018 at 6:10 am
Innovative embedded Phase-Change Memory (ePCM) for automotive MCUs sampling now Initial performance benchmarks presented at IEDM 2018 Will support faster and more complex computing needs in automotive ... […]
- Phase Change Memory Advances on Work by Industry Heavyweights on September 12, 2018 at 5:00 pm
September 13, 2018 08:30 ET | Source: Deer Horn Capital Inc. VANCOUVER, British Columbia, Sept. 13, 2018 (GLOBE NEWSWIRE) -- Deer Horn Capital Inc. (CSE: DHC, OTCBB: GODYF) (the “Company” or “Deer Hor... […]
- Training a neural network in phase-change memory beats GPUs on June 8, 2018 at 1:23 pm
Compared to a typical CPU, a brain is remarkably energy-efficient, in part because it combines memory, communications, and processing in a single execution unit, the neuron. A brain also has lots of t... […]
via Bing News